| タイトル | Advanced information processing system: The Army fault tolerant architecture conceptual study. Volume 2: Army fault tolerant architecture design and analysis |
| 本文（外部サイト） | http://hdl.handle.net/2060/19920023857 |
| 著者（英） | Babikyan, C. A.; Butler, B. P.; Lala, J. H.; Alger, L. S.; Friend, S. A.; Masotto, T. K.; Ganska, R. J.; Harper, R. E.; Morton, D. P.; Meyer, A. J. |
| 著者所属（英） | Draper (Charles Stark) Lab., Inc. |
| 発行日 | 1992-07-01 |
| 言語 | eng |
| 内容記述 | Described here is the Army Fault Tolerant Architecture (AFTA) hardware architecture and components and the operating system. The architectural and operational theory of the AFTA Fault Tolerant Data Bus is discussed. The test and maintenance strategy developed for use in fielded AFTA installations is presented. An approach to be used in reducing the probability of AFTA failure due to common mode faults is described. Analytical models for AFTA performance, reliability, availability, life cycle cost, weight, power, and volume are developed. An approach is presented for using VHSIC Hardware Description Language (VHDL) to describe and design AFTA's developmental hardware. A plan is described for verifying and validating key AFTA concepts during the Dem/Val phase. Analytical models and partial mission requirements are used to generate AFTA configurations for the TF/TA/NOE and Ground Vehicle missions. |
| NASA分類 | COMPUTER SYSTEMS |
| レポートNO | 92N33101
NASA-CR-189632-VOL-2
NAS 1.26:189632-VOL-2 |
| 権利 | No Copyright |
| URI | https://repository.exst.jaxa.jp/dspace/handle/a-is/126137 |
|
