| タイトル | A 128K-bit CCD buffer memory system |
| 本文（外部サイト） | http://hdl.handle.net/2060/19760021746 |
| 著者（英） | Siemens, K. H.; Wallace, R. W.; Robinson, C. R. |
| 著者所属（英） | Bell-Northern Research Ltd. |
| 発行日 | 1976-07-01 |
| 言語 | eng |
| 内容記述 | A prototype system was implemented to demonstrate that CCD's can be applied advantageously to the problem of low power digital storage and particularly to the problem of interfacing widely varying data rates. 8K-bit CCD shift register memories were used to construct a feasibility model 128K-bit buffer memory system. Peak power dissipation during a data transfer is less than 7 W., while idle power is approximately 5.4 W. The system features automatic data input synchronization with the recirculating CCD memory block start address. Descriptions are provided of both the buffer memory system and a custom tester that was used to exercise the memory. The testing procedures and testing results are discussed. Suggestions are provided for further development with regards to the utilization of advanced versions of CCD memory devices to both simplified and expanded memory system applications. |
| NASA分類 | COMPUTER OPERATIONS AND HARDWARE |
| レポートNO | 76N28834
NASA-CR-145020 |
| 権利 | No Copyright |
| URI | https://repository.exst.jaxa.jp/dspace/handle/a-is/185015 |
