| タイトル | A wide bandwidth CCD buffer memory system |
| 著者（英） | Siemens, K.; Wallace, R. W.; Robinson, C. R. |
| 著者所属（英） | Bell-Northern Research Ltd. |
| 発行日 | 1978-06-01 |
| 言語 | eng |
| 内容記述 | A prototype system was implemented to demonstrate that CCD's can be applied advantageously to the problem of low power digital storage and particularly to the problem of interfacing widely varying data rates. CCD shift register memories (8K bit) were used to construct a feasibility model 128 K-bit buffer memory system. Serial data that can have rates between 150 kHz and 4.0 MHz can be stored in 4K-bit, randomly-accessible memory blocks. Peak power dissipation during a data transfer is less than 7 W, while idle power is approximately 5.4 W. The system features automatic data input synchronization with the recirculating CCD memory block start address. System expansion to accommodate parallel inputs or a greater number of memory blocks can be performed in a modular fashion. Since the control logic does not increase proportionally to increase in memory capacity, the power requirements per bit of storage can be reduced significantly in a larger system. |
| NASA分類 | COMPUTER OPERATIONS AND HARDWARE |
| レポートNO | 78N31291 |
| 権利 | Copyright, Distribution within the U.S. granted by agreement |
