| タイトル | Acceleration of Stereo Correlation in Verilog |
| 著者（英） | Villalpando, Carlos |
| 著者所属（英） | Jet Propulsion Lab., California Inst. of Tech. |
| 発行日 | 2006-09-26 |
| 言語 | eng |
| 内容記述 | To speed up vision processing in low speed, low power devices, embedding FPGA hardware is becoming an effective way to add processing capability. FPGAs offer the ability to flexibly add parallel and/or deeply pipelined computation to embedded processors without adding significantly to the mass and power requirements of an embedded system. This paper will discuss the JPL stereo vision system, and describe how a portion of that system was accelerated by using custom FPGA hardware to process the computationally intensive portions of JPL stereo. The architecture described takes full advantage of the ability of an FPGA to use many small computation elements in parallel. This resulted in a 16 times speedup in real hardware over using a simple linear processor to compute image correlation and disparity. |
| NASA分類 | Cybernetics, Artificial Intelligence and Robotics |
| 権利 | Copyright |
|
