| タイトル | Efficient Ada multitasking on a RISC register window architecture |
| 著者（英） | Quammen, D.; Kearns, J. P. |
| 著者所属（英） | College of William and Mary|George Mason Univ. |
| 発行日 | 1987-01-01 |
| 言語 | eng |
| 内容記述 | This work addresses the problem of reducing context switch overhead on a processor which supports a large register file - a register file much like that which is part of the Berkeley RISC processors and several other emerging architectures (which are not necessarily reduced instruction set machines in the purest sense). Such a reduction in overhead is particularly desirable in a real-time embedded application, in which task-to-task context switch overhead may result in failure to meet crucial deadlines. A storage management technique by which a context switch may be implemented as cheaply as a procedure call is presented. The essence of this technique is the avoidance of the save/restore of registers on the context switch. This is achieved through analysis of the static source text of an Ada tasking program. Information gained during that analysis directs the optimized storage management strategy for that program at run time. A formal verification of the technique in terms of an operational control model and an evaluation of the technique's performance via simulations driven by synthetic Ada program traces are presented. |
| NASA分類 | COMPUTER PROGRAMMING AND SOFTWARE |
| レポートNO | 88A12542
AIAA PAPER 87-2782 |
| 権利 | Copyright |
| URI | https://repository.exst.jaxa.jp/dspace/handle/a-is/374512 |
