| タイトル | B-ISBN Onboard Processing Fast Packet Switch Developed |
| 本文（外部サイト） | http://hdl.handle.net/2060/20050169156 |
| 著者所属（英） | NASA Lewis Research Center |
| 発行日 | 1995-01-01 |
| 言語 | eng |
| 内容記述 | Future satellite communications applications will require a packet-switched onboard satellite processing system to route packets at very high speeds from uplink beams to different downlink beams. The rapid emergence of point-to-multipoint services, and the important role of satellites in a national and global information infrastructure, makes the multicast function essential to a fast packet switch (FPS). NASA Lewis Research Center's Digital System Technology Branch has been studying possible architectures for high-speed onboard-processing satellite systems. As part of this research, COMSAT Laboratories developed a broadband integrated services digital network (B-ISDN) fast packet switch for Lewis that was delivered on December 1994. The fast packet switch consists of eight inputs and eight outputs that can receive and transmit data, respectively, at a rate of 155 Mbps. The switch features multiple priorities (three) and multiple-size (three) satellite virtual cells that are similar to ATM cells in length (52 bytes). In addition, the fast packet switch features a congestion-control algorithm that allows users to set different thresholds for individual destination ports, thus throttling back the traffic from the transmitting port. |
| NASA分類 | Space Communications, Spacecraft Communications, Command and Tracking |
| 権利 | No Copyright |
|
